

WEST[Help](#) [Logout](#) [Interrupt](#)[Main Menu](#) [Search Form](#) [Posting Counts](#) [Show S Numbers](#) [Edit S Numbers](#) [Preferences](#)**Search Results -**

Terms	Documents
L9 and voltage isolation	4

Database:

- US Patents Full-Text Database
- JPO Abstracts Database
- EPO Abstracts Database
- Derwent World Patents Index
- IBM Technical Disclosure Bulletins

Refine Search:

Search History**Today's Date: 3/7/2001**

<u>DB Name</u>	<u>Query</u>	<u>Hit Count</u>	<u>Set Name</u>
USPT	L9 and voltage isolation	4	<u>L12</u>
USPT	L3 and DSP	0	<u>L11</u>
USPT	L2 and DSP	13	<u>L10</u>
USPT	L1 and DSP	53	<u>L9</u>
USPT	L7 and DSP	0	<u>L8</u>
USPT	L1 and DAA	13	<u>L7</u>
USPT	L3 and DAA	0	<u>L6</u>
USPT	L3 and ((data access arrangement) or (DAA))	0	<u>L5</u>
USPT	L3 and ((DSP) or (digital signal processor))	0	<u>L4</u>
USPT	L2 and (clock pulses with phase)	21	<u>L3</u>
USPT	L1 and clock generator	387	<u>L2</u>
USPT	(charge pump\$1 and clock\$1 and capacitor\$1)	2008	<u>L1</u>

THIS PAGE BLANK (USPTO)

THIS PAGE BLANK (USPTO)